

Figure 1 A PRIOR ART				
Select 1 Control 1 Control 2 Select 2	0100000000 0CCCCCCC00 0000000C0 11111111	0100000000 0CCCCCC00 00000000000	0100000000 0CCCCCC00 0000000000	
Operation	Sample	Extest	Intest	7 .




Figure 2 PRIOR ART




FIGURE 3A PRIOR ART

Operani		TO K AIK I	
Operation Select 1 Control 1 Control 2 Select 2 Select 3	Sample 0100000000 0CCCCCC00 00000000C0 11111111	Extest 0100000000 0CCCCCC00 0000000000 00000000	Intest 0100000000 0CCCCCC00 0000000000 00000000
L			


>TIME


Operation	7		
Select 1 Control 1 Control 2 Select 2 Select 3	Extest1 0100000000 0CCCCCC00 00000000C0 00000000	0000	EXTEST3 0100000000 0CCCCCCC00 0000000000 00000000

Figure 3 β

TIME


PRIOR ART





Operation	Extest]
Select 1 Control 1 Control 2 Select 2	0100000000 0CCCCCC00 1000000011 00000000	
Fig	ure 4B	-> TIME

Transmission Gate used for TG1 & TG2



Tristatable Buffer used for TG1 & TG2





Figure 5






-1	GUL	2F	6A
_	7,517	•	0,1

Operation	Sample	Free	
Select 1 Control 1 Control 2 Select 2 Transfer	0100000000 0CCCCCC00 000000000 111111111	EXTEST 0100000000 0CCCCCC00 0000000000 00000000	100000000 0000000000 0000000000 01000000


>TIME

Operation	Free		
	Extest	Intest	
Select 1 Control 1 Control 2 Select 2 Transfer	0100000000 0CCCCCC00 1000000011 00000000	0100000000 0CCCCCC00 1000000011 0100000000	

Figure 6



PRIOR ART






Figure 9 PRIOR ART




Figure 10




Figure 11






FIGURE 12








Figure 16